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Computing Optimal LDPC Decoding Voltages for Flash Memory 
ABSTRACT 
 As flash memory cells age, the boundaries between cell voltages corresponding to ‘1’ and 
‘0’ change. Measuring the movement with time of the voltage boundaries (or thresholds, VTH), 
and the confidence in the location of the boundaries (log-likelihood ratios, LLR) is critical to the 
reliable performance of the memory. This disclosure describes techniques for experimentally 
determining voltage thresholds and log-likelihood ratios values in flash memories, such that 
optimal VTH and LLRs can be re-computed periodically or at predetermined ages. Once re-
computed, the program-erase (P/E) cycle-optimized values can be used for reading and for soft 
decoding until the next re-computation of VTH and LLR. The techniques can enable flash 
memories to have a longer effective lifespan and reliability. 
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BACKGROUND 
 Solid-state drives (SSD) that consist of flash memory are used in many applications that 
require fast read-write capability. Efficiently using SSDs entails the correction of data-read 
errors (or failures) caused by hardware, which usually worsen with the age of the SSD. Data is 
encoded using error-correcting codes (ECC) such as low-density parity check (LDPC) codes to 
protect it from errors or to enable recovery from errors during read-back. Optimal ECC 
performance is central to the effective use of SSD storage. 
 
Fig. 1: Voltage levels in a flash cell corresponding to different bit patterns 
Flash cells store data as voltages. In a simple case, certain voltages correspond to a ‘1’ in 
memory, and others to a ‘0’. In a more sophisticated case, illustrated in Fig. 1, different voltage 
levels correspond to different stored bit patterns, as in a multi-level cell (MLC) flash. When a 
read operation is performed, a read-reference (threshold) voltage (VTH) is used to test the voltage 
present in the cell. A read operation is similar to comparing VTH with the actual cell voltage. The 
comparisons are done until sufficient confidence is gained about the bit-pattern bucket within 
which the voltage likely lies. If the actual cell voltage is in a particular range, the log-likelihood 
ratio (LLR) is the log of the ratios of the likelihoods that the voltage is in a particular bucket.  
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Fig. 2: LLR values given a bucketed voltage read 
For example, as shown in Fig. 2, the LLR value of the voltage (in the depicted bucket) being 
read as ‘1’ is given by  
LLR = log2( red area ) − log2( blue area ). (1) 
 Voltage buckets (boundaries) and LLR value buckets are typically provided by the flash 
memory vendor. However, as the cells age and log an increasing number of program/erase (P/E) 
cycles, the voltage distributions in the cells degrades, and the vendor-provided LLR values and 
VTH buckets become suboptimal. Effectively, the boundaries between the voltages corresponding 
to ‘1’ and ‘0’ change with the age of the SSD.  
Measuring the movement with time of the voltage boundaries (thresholds) is critical to 
the proper performance of the ECC. Estimating the LLR, which quantifies the confidence in the 
location of the voltage boundaries, is also critical to ECC performance. Whereas optimal VTH 
and LLR values reduce read errors in a flash (which in turn reduces the load on upstream error-
correction mechanisms such as RAID), optimal LLR tables and VTH change over the life of a 
flash cell. Computing exact LLR values can be computationally challenging, and therefore 
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vendors provide only a few LLR tables, e.g., LLRs good for the beginning of life or for the end 
of life. Although VTH and LLR for a particular SSD age can be estimated using the given vendor 
values and a mix of heuristics, such estimates are not based on mathematical principles and may 
not result in efficiency improvements. 
DESCRIPTION 
This disclosure describes techniques for experimentally determining VTHs and LLR 
values in a flash memory. The techniques can be applied such that optimal VTH and LLR values 
can be re-computed periodically, e.g., some multiple of one thousand P/E cycles, or at 
predetermined ages (lifecycle points). Once re-computed, the P/E-cycle optimized values are 
used for reading and for soft decoding until the next re-computation of VTH and LLR. The 
experimentally optimized VTH and LLR are referred to as instance optimal voltages and log-
likelihood ratios, to clarify that these values are generated by experiment on a particular block, 
and are optimal (or nearly so) for that block. Blocks parameterized by similar P/E cycles and 
other relevant parameters can be expected to have similar instance optimal VTH and LLR. 
Experimental optimization of VTH and LLR is cast as a statistical learning problem and 
divided into a data-collection phase and a distributional learning phase, as explained below. 
Data collection 
A labeled example of the voltage distribution of a block is generated as follows. 
● Write a predetermined string of bits into a block.  
● Set read_retry to the smallest step size, and read back all the data in the block. 
● Create a histogram of the actual bucketed voltages labeled with the actual data it 
represents. 
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Fig. 3: Example distributions (histograms) gathered experimentally. The blue histogram 
represents voltage values when a ‘0’ is written to the block; the red histogram represents 
voltage values when a ‘1’ is written to the block 
  Fig. 3 illustrates example distributions (histograms) obtained from a single-level cell 
(SLC) flash. The blue histogram represents voltage values when a ‘0’ is written to the block; the 
red histogram represents voltage values when a ‘1’ is written to the block. The step-size of the 
histograms equal the smallest read_retry, enabling the estimation of the actual voltages written 
into actual blocks. For this, and similar, blocks, the instance optimal LLR values and VTH can be 
computed by solving simple learning problems on these labeled distributions, as described next. 
Distributional learning of VTH and LLR values 
 Given a labeled, bucketed voltage distribution, the optimal VTH and LLR values can be 
computed using standard techniques. For example, optimal VTH can be computed using linear 
discriminant analysis (LDA) on the labeled data. The classification boundaries returned by the 
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LDA classifier are optimal if each distribution is Gaussian, a common assumption for the 
voltages in a flash cell. The VTH thus obtained can be used for hard reads. 
 LLR values can be computed for each boundary as follows. 
● For each bit pattern, compute the mean and the variance of its voltages. Model the 
bucketed distributions as Gaussian distributions parameterized by the computed means 
and variances. 
● Knowing the means and variances of the Gaussian voltage distributions, the red/blue 
areas of Fig. 2, used to compute the LLR, can be computed using Monte-Carlo 
simulation, table look-up, or other standard techniques of Gaussian estimation. The LLR 
can be computed using Equation (1). 
The LLR values derived from the above procedure quantify the confidence in the location of the 
voltage thresholds and can be used for soft reads.  
 Once the LLRs and the VTH are found for an SSD of a particular age (lifecycle point), 
they can be used for other SSDs of the same age. For example, SSDs in a fleet from a given 
vendor can be classified by age, and LLRs and VTH found for SSDs in each age class. The LLRs 
and VTH, as a function of age, are applied to SSDs from that vendor across the fleet based on 
their age. Doing so can improve the performance of their ECCs and the reliability of the SSDs. 
The total number of iterations is the product of the number of vendors and the number of ages 
(lifecycle points). 
 Alternatively, the experimentally determined VTH and LLR values can be used to validate 
the vendor-provided LLRs and VTH values, or can be used to debug hardware issues in SSDs. 
Because the described techniques for determining VTH and LLR rely on experiment rather than 
on relatively complex analytical computations, they are well-suited for practical implementation. 
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CONCLUSION 
 This disclosure describes techniques for experimentally determining voltage thresholds 
and log-likelihood ratios values in flash memories, such that optimal VTH and LLRs can be re-
computed periodically or at predetermined ages. Once re-computed, the P/E-cycle-optimized 
values can be used for reading and for soft decoding until the next re-computation of VTH and 
LLR. The techniques can enable flash memories to have a longer effective lifespan and 
reliability. 
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